


ET6ULL BB








Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	Power Tree
Page 4	Power
Page 5	BTB Connector
Page 6	Boot
Page 7	Ethernet & TF Card
Page 8	Mini PCIe
Page 9	UART & RS485
Page 10	SPI TO CAN
Page 11	USB_Host
Page 12	USB_OTG
Page 13	Audio
Page 14	MIPI CSI/DSI
Page 15	DI/DO
Page 16	SPDIF & I2C





Revision History

Rev. Code	Date	By	Description
Rev:00	2018-11-30	Jake	First version









		Title: ET6ULL BB	
Size: A3	Document Number: Cover	Rev: Rev0.0	
Draw By: <Drawing>	Date: Friday, March 25, 2022	Sheet: 2 of 14	



		Title: ET6ULL BB	
Size: A3	Document Number: Cover	Rev: Rev0.0	
Draw By: <Drawing>	Date: Friday, March 25, 2022	Sheet: 3 of 14	

10/100Mbps Ethernet Circuit




# CFG	Description
PHYAD[2:0]	PHY ADDR 00-XXX (00010 DEFAULT)
CONFIG[2:0]	IF MODE 001 RMII 101 RMII Back-to-Back xxx Reserved-not used
ISO	ISOLATE mode Pull-up = Enable Pull-down (default) = Disable
SPEED	SPEED mode Pull-up (default) = 100Mbps Pull-down = 10Mbps




# CFG	Description
DUPLEX	DUPLEX mode Pull-up (default) = Half Duplex Pull-down = Full Duplex
NWAYEN	Nway Auto-Negotiation Pull-up (default) = Enable Pull-down = Disable
B_CAST_OFF	Broadcast Off - for PHY Address 0 Pull-up = PHY Address 0 set as unique PHY addr Pull-down (default) = PHY Address 0 set as broadcast PHY addr
NAND_TREE#	NAND Tree Mode Pull-up (default) = Disable Pull-down = Enable

Title: ET6ULL BB	
Size: A3	Document Number: Cover
Draw By: <Drawing>	Date: Friday, March 25, 2022
Rev: Rev0.0	Sheet: 4 of 14










USB HOST




Note:Power_EN active High



USB HOST






Note:Power_EN active High



Note:Power_EN active High


Size: A3		Document Number: <Doc>		Rev: Rev0.0	
Draw By: <Drawing>		Date: Monday, July 04, 2022		Sheet: 7 of 14	

PCIE




		Title: ET6ULL BB	
Size: A3	Document Number: Cover	Rev: Rev0.0	
Draw By: <Drawing>	Date: Friday, March 25, 2022	Sheet: 8 of 14	


AUDIO



MIC IN




		Title: ET6ULL BB	
Size: A3	Document Number: Cover	Rev: Rev0.0	
Draw By: <Drawing>	Date: Monday, July 04, 2022	Sheet: 9 of 14	




Boot Select







Place under SW1



MicroSD




		Title: ET6ULL BB	
Size: A3	Document Number: Cover	Rev: Rev0.0	
Draw By: <Drawing>	Date: Friday, March 25, 2022	Sheet: 11 of 14	





		Title: ET6ULL BB	
Size: A3	Document Number: Cover	Rev: Rev0.0	
Draw By: <Drawing>	Date: Friday, March 25, 2022	Sheet: 12 of 14	

DI



DO



		Title: ET6ULL BB	
Size: A3	Document Number: Cover	Rev: Rev0.0	
Draw By: <Drawing>	Date: Friday, March 25, 2022	Sheet: 13 of 14	

