

SBC8118

INDEX

SCHEMATIC	PAGE
01 Conver page	
02.Schematic History	02
03.SYSTEM BLOCK	03
04.Camera/JTAG	04
05.LAN	05
06.SATA Connector	06
07.USB HUB	07
08.WIFI(NONE)	08
09.SD CARD	09
10.LCD	10
11.RS232/RS485	11
12.USER LEDS/CONFIG	12
13.POWER	13
14.CoreBoard B2B	14


Design	Gary	Embest Technology Co., Ltd		
Review	Gary	TitleSBC8118		
Authorize	Gary	Size	Doc Name	Ver.
Standardize	<standardize>	A3	01.CONVER PAGE	X2
		Date	Monday, September 17, 2012	Sheet 1 of 14

Schematic History

2012-07-09




- 1.Remove SATA 12 Power,and not support 3.5' hard disk.
- 2.Modify DM9161BIEP LED display function.
- 3.Modify buzzer logic function.

Design	Gary	Embest Technology Co., Ltd		
Review	Gary	TitleSBC8118		
Authorize	Gary	Size	Doc Name	Ver.
Standardize	<standardize>	A3	02.Schematic History	X2
		Date	Monday, September 17, 2012	Sheet 2 of 14





Design	Gary	Embest Technology Co., Ltd		
Review	Gary			
Authorize	Gary	Size	Doc Name	Ver.
Standardize	<standardize>	A3	03.SYSTEM BLOCK	X2
		Date	Monday, September 17, 2012	Sheet 3 of 14



JTAG Interface







RTCLK, EMU0 and EMU1 is IO



Camera Buffer




Camera Interface




Design	Gary	Embest Technology Co., Ltd		
Review	Gary			
Authorize	Gary	TitleSBC8118		
Standardize	<standardize>	Size	Doc Name	Ver.
		A3	04.Camera/JTAG	X2
		Date	Monday, September 17, 2012	Sheet 4 of 14

Ethernet Physical Layer




Strap Configuration



NOTE:DISMDIX=0,Enable HP Auto-MIDX mode


Note: 100BASE-T RMII mode selected (pin34 pull up , default)

RJ45 Interface





Design	Gary	Embest Technology Co., Ltd			
Review	Gary				
Authorize	Gary	Size	Doc Name		Ver.
Standardize	<standardize>	A3	05.LAN		X2
		Date	Monday, September 17, 2012	Sheet	5 of 14

SATA PLL




PLL Configuration




Layout Note: Closed to the U51

SATA Connector


Design Note:
Please place the AC coupling cap close to the SATA Connector .



Design Note:
SATA_TXP/N and SATA_RXP/N are Differential pairs that should be routed with 100 Ohm Differential impedance over solidground plane.




+5VDC_IN




Reserve


+12V For SATA




Design	Gary	Embest Technology Co., Ltd		
Review	Gary			
Authorize	Gary	Size	Doc Name	Ver.
Standardize	<standardize>	A3	06.SATA Connector	X2
		Date	Monday, September 17, 2012	Sheet 6 of 14



USB Up Stream







Design	Gary	Embest Technology Co., Ltd		
Review	Gary			
Authorize	Gary	TitleSBC8118		
Standardize	<standardize>	Size	Doc Name	Ver.
		A3	07.USB HUB	X2
		Date	Monday, September 17, 2012	Sheet 7 of 14









Design	Gary	Embest Technology Co., Ltd			
Review	Gary	TitleSBC8118			
Authorize	Gary	Size	Doc Name	Ver.	
Standardize	<standardize>	A3	08.WIFI	X2	
		Date	Monday, September 17, 2012	Sheet	8 of 14

SD Card




Design	Gary	Embest Technology Co., Ltd		
Review	Gary			
Authorize	Gary	TitleSBC8118		
Standardize	<standardize>	Size	Doc Name	Ver.
		A3	09.SD CARD	X2
		Date	Monday, September 17, 2012	Sheet 9 of 14

LCD Interface




Touch Screen Controller




Design	Gary	Embest Technology Co., Ltd		
Review	Gary	Title:SBC8118		
Authorize	Gary	Size	Doc Name	Ver.
Standardize	<standardize>	A3	10.LCD	X2
		Date	Monday, September 17, 2012	Sheet 10 of 14


Serial Output




PRU Function








RS485 Interface




+5V DC Isolation



Design	Gary	Embest Technology Co., Ltd		
Review	Gary			
Authorize	Gary	TitleSBC8118		
Standardize	<standardize>	Size	Doc Name	Ver.
		A3	11_RS232/RS485	X2
		Date	Monday, September 17, 2012	Sheet 11 of 14










BOOT MODE




A default boot mode has been defined by pulling all boot pins (BOOT[0:7]) to a default state on the SOM. The default boot mode is SPI1 Flash. Other boot modes can be selected as follows:

Boot Mode	Electrical/Software State BOOT[7:0]		DIP Switch Setting – S7[5:8]			
	Binary	Hex	BOOT[4] S7:8	BOOT[3] S7:7	BOOT[2] S7:6	BOOT[1] S7:5
NOR EMIFA	0000 0010	02	OFF	ON	ON	ON
NAND-8 EMIFA	0000 1110	0E	OFF	OFF	OFF	ON
SPI0 Flash	0000 1010	0A	OFF	OFF	ON	ON
Default	SPI1 Flash	0C	OFF	OFF	OFF	OFF
UART0	0001 0110	16	ON	ON	OFF	ON
EMU Debug	0001 1110	1E	ON	OFF	OFF	ON


Design	Gary	Embest Technology Co., Ltd			
Review	Gary				
Authorize	Gary	Size	Doc Name		Ver.
Standardize	<standardize>	A3	12.USER LEDS/CONFIG		X2
		Date	Monday, September 17, 2012	Sheet	12 of 14



Design	Gary	Embest Technology Co., Ltd		
Review	Gary			
Authorize	Gary	Size	Doc Name	Ver.
Standardize	<standardize>	A3	13.POWER	X2
		Date	Monday, September 17, 2012	Sheet 13 of 14



Con_3R_81P



Con_3R_81P

Design	Gary	Embest Technology Co., Ltd		
Review	Gary			
Authorize	Gary	TitleSBC8118		
Standardize	<standardize>	Size	Doc Name	Ver.
		A3	14.CoreBoard B2B	X2
		Date	Monday, September 17, 2012	Sheet 14 of 14