







RTC power




VDD5V




BUZZER



VDD33V




PWR



VDD33V

Title	<Title>	
Size	Document Number	Rev
C	<Doc>	<Rev Code>
Date:	Wednesday, October 26, 2011	Sheet 1 of 6



{7,10,12}

PA[0..31]

C

B

A

MN6A

PA0	L1	PA0/MCI0_CK/TCLK3
PA1	M1	PA1/MCI0_CDA/TIOA3
PA2	L5	PA2/MCI0_DA0/TIOB3
PA3	N1	PA3/MCI0_DA1/TCKL4
PA4	L6	PA4/MCI0_DA2/TIOA4
PA5	M2	PA5/MCI0_DA3/TIOB4
M3	X	PA6/MCI0_DA4/ETX2
M4	X	PA7/MCI0_DA5/ETX3
L7	X	PA8/MCI0_DA6/ERX2
N2	X	PA9/MCI0_DA7/ERX3
PA10	M5	PA10/ETX0
PA11	P1	PA11/ETX1
PA12	N3	PA12/ERX0
PA13	P2	PA13/ERX1
PA14	M6	PA14/ETXEN
PA15	N4	PA15/ERXDV
PA16	N5	PA16/ERXER
PA17	N6	PA17/ETXCK
PA18	R1	PA18/EMDC
PA19	P3	PA19/EMDIO
PA20	R2	PA20/TWD0
PA21	P4	PA21/TWCK0
PA22	T1	PA22/MCI1_CDA/SCK3
PA23	P5	PA23/MCI1_DA0/RTS3
PA24	R3	PA24/MCI1_DA1/CTS3
PA25	T2	PA25/MCI1_DA2/PWM3
PA26	T3	PA26/MCI1_DA3/TIOB2
PA27	U1	PA27/MCI1_DA4/ETXER
PA28	U3	PA28/MCI1_DA5/ERXCK
PA29	U2	PA29/MCI1_DA6/ECRS
PA30	R4	PA30/MCI1_DA7/ECOL
PA31	V1	PA31/MCI1_CK/PCK0

MN6B

T4	PB0	PB0/SPI0_MISO
V2	PB1	PB1/SPI0_MOSI
V3	PB2	PB2/SPI0_SPCK
U4	PB3	PB3/SPI0_NPCS0
R5	PB4	PB4/TXD1
V4	PB5	PB5/RXD1
T5	PB6	PB6/TXD2
U5	PB7	PB7/RXD2
T12	PB8	PB8/TXD3/ISI_D8
N11	PB9	PB9/RXD3/ISI_D9
U13	PB10	PB10/TWD1/ISI_D10
M11	PB11	PB11/TWCK1/ISI_D11
P6	PB12	PB12/DRXD
R6	PB13	PB13/DTXD
M7	PB14	PB14/SPI1_MISO
V5	PB15	PB15/SPI1_MOSI/CTS0
T6	PB16	PB16/SPI1_SPCK/SCK0
U6	PB17	PB17/SPI1_NPCS0/RTS0
N7	PB18	PB18/RXD0/SPI0_NPCS1
P7	PB19	PB19/TXD0/SPI0_NPCS2
P12	PB20	PB20/ISI_D0
T15	PB21	PB21/ISI_D1
R12	PB22	PB22/ISI_D2
T16	PB23	PB23/ISI_D3
N12	PB24	PB24/ISI_D4
M12	PB25	PB25/ISI_D5
U14	PB26	PB26/ISI_D6
M13	PB27	PB27/ISI_D7
N13	PB28	PB28/ISI_D8
R13	PB29	PB29/ISI_VSYNC
T13	PB30	PB30/ISI_HSYNC
P13	PB31	PB31/ISI_MCK/PCK1

{4} EBI0_BA0

{4} EBI0_BA1

{4} EBI0_CKE

{4} EBI0_CLK

{4} EBI0_NCLK

{4} EBI0_CS

{4} EBI0_CAS

{4} EBI0_RAS

{4} EBI0_WE

{5,6} DDR_VREF

{4} EBI0_DQM0

{4} EBI0_DQM1

{4} EBI0_DQS0

{4} EBI0_DQS1

{4} EBI0_D[0..15]

{2,7,9,12}

PB[0..31]

EBI0_A[0..13]

{4}

MN6G

EBI0_D0	R16	EBI0_DDR_D0
EBI0_D1	R15	EBI0_DDR_D1
EBI0_D2	T14	EBI0_DDR_D2
EBI0_D3	P15	EBI0_DDR_D3
EBI0_D4	P16	EBI0_DDR_D4
EBI0_D5	P17	EBI0_DDR_D5
EBI0_D6	R14	EBI0_DDR_D6
EBI0_D7	P14	EBI0_DDR_D7
EBI0_D8	N15	EBI0_DDR_D8
EBI0_D9	N16	EBI0_DDR_D9
EBI0_D10	P18	EBI0_DDR_D10
EBI0_D11	N17	EBI0_DDR_D11
EBI0_D12	N18	EBI0_DDR_D12
EBI0_D13	N14	EBI0_DDR_D13
EBI0_D14	M15	EBI0_DDR_D14
EBI0_D15	M16	EBI0_DDR_D15
EBI0_A0	M17	EBI0_DDR_A0
EBI0_A1	L14	EBI0_DDR_A1
EBI0_A2	M18	EBI0_DDR_A2
EBI0_A3	L15	EBI0_DDR_A3
EBI0_A4	L16	EBI0_DDR_A4
EBI0_A5	L18	EBI0_DDR_A5
EBI0_A6	L17	EBI0_DDR_A6
EBI0_A7	K14	EBI0_DDR_A7
EBI0_A8	K15	EBI0_DDR_A8
EBI0_A9	K16	EBI0_DDR_A9
EBI0_A10	K18	EBI0_DDR_A10
EBI0_A11	K17	EBI0_DDR_A11
EBI0_A12	J14	EBI0_DDR_A12
EBI0_A13	J15	EBI0_DDR_A13
EBI0_BA0	G17	EBI0_DDR_BA0
EBI0_BA1	G16	EBI0_DDR_BA1
EBI0_CKE	J16	EBI0_DDR_CKE
EBI0_CLK	J18	EBI0_DDR_CLK
EBI0_NCLK	H18	EBI0_DDR_NCLK
EBI0_CS	H14	EBI0_DDR_CS
EBI0_CAS	H17	EBI0_DDR_CAS
EBI0_RAS	J17	EBI0_DDR_RAS
EBI0_WE	H15	EBI0_DDR_WE
DDR_VREF	A16	EBI0_DDR_VREF
EBI0_DQM0	G14	EBI0_DDR_DQM0
EBI0_DQM1	H16	EBI0_DDR_DQM1
EBI0_DQS0	G18	EBI0_DDR_DQS0
EBI0_DQS1	G15	EBI0_DDR_DQS1

MN6F


EBI1_D0	A17	EBI1_D0
EBI1_D1	D15	EBI1_D1
EBI1_D2	C15	EBI1_D2
EBI1_D3	B16	EBI1_D3
EBI1_D4	B15	EBI1_D4
EBI1_D5	D14	EBI1_D5
EBI1_D6	C14	EBI1_D6
EBI1_D7	A14	EBI1_D7
EBI1_D8	B14	X
EBI1_D9	D13	X
EBI1_D10	C13	X
EBI1_D11	B13	X
EBI1_D12	E13	X
EBI1_D13	E12	X
EBI1_D14	D12	X
EBI1_D15	C12	X
EBI1_NBS0/A0	F13	X
EBI1_NBS2/NWR2/A1	F14	X
EBI1_A2	F18	X
EBI1_A3	F15	X
EBI1_A4	F17	X
EBI1_A5	E14	X
EBI1_A6	F16	X
EBI1_A7	E17	X
EBI1_A8	F15	X
EBI1_A9	E16	X
EBI1_A10	D17	X
EBI1_A11	D18	X
EBI1_A12	C18	X
EBI1_A13	B18	X
EBI1_A14	A18	X
EBI1_A15	B17	X
EBI1_BA0/A16	C10	X
EBI1_BA1/A17	B10	X
EBI1_A18	C17	X
EBI1_DQM0	B11	X
EBI1_DQM1	D11	X
EBI1_DQS0	A11	X
EBI1_DQS1	F11	X
EBI1_RAS	A12	X
EBI1_CAS	C11	X
EBI1_SDWE	F12	X
EBI1_SDA10	B9	X
EBI1_SDCKE	B12	X
EBI1_SDCK	A13	X
EBI1_NSCK	A14	X
EBI1_NCS0	A10	X
EBI1_NCS1/SDCS	F10	X
EBI1_NRD/CFOE	F11	X
EBI1_NWE/NWR0/CFWE	C9	X
EBI1_NBS1/NWR1/CFIOR	D9	X
EBI1_NBS3/NWR3/CFIOW	A9	X
EBI1_NANDOE	D10	X
EBI1_NANDWE	E10	X

EBI1_D[0..7] {4}




EBI1_NANDOE {6}

EBI1_NANDWE {6}





Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Thursday, July 28, 2011	Sheet 1 of 1



ICE INTERFACE



EBI Bus Impedance Adaptor



D

D

C





C

B


B

A


A



6X6 KEY PAD_RESET_PANEL




16 GPIO




SPI IIC & PWM & AD







Title			<Title>
Size	Document Number	Rev	
A3	<Doc>	<RevCode>	
Date:	Wednesday, October 26, 2011	Sheet	1 of 1





RJ45 ETHERNET CONNECTOR











Title		<Title>
Size	Document Number	Rev
C	<Doc>	<Rev Code>
Date:	Wednesday, October 26, 2011	Sheet 1 of 1








USB








Title		<Title>	Rev
Size	Document Number	<Doc>	<Rev Code>
C			
Date:	Thursday, July 28, 2011	Sheet	2 of 6







Title		<Title>
Size	Document Number	Rev
C	<Doc>	<Rev Code>
Date:	Wednesday, October 26, 2011	Sheet 4 of 6







TOUCH



CONFIG

Title			<Title>
Size	Document Number	Rev	
C	<Doc>	<Rev Code>	
Date:	Wednesday, October 26, 2011	Sheet	5 of 6



Title	<Title>		Rev	<Rev Code>
Size	Document Number			
C	<Doc>			
Date:	Wednesday, October 26, 2011	Sheet	6	of 6