



PAGE NO.	SCHEMATIC PAGE
1	01 Cover Page
2	02 System Block
3	03 Power System Block
4	04 PMIC1
5	05 PMIC2
6	06 CPU Power
7	07 IMX6Q SOC A
8	08 IMX6Q SOC B
9	09 IMX6Q SOC C
10	10 DDR3
11	11 eMMC
12	12 Boot Select
13	13 GBE
14	14 EEPROM & JTAG
15	15 SMARC Connector
16	16 Design History

Design	<design>			
Review	<review>	Title 01 Cover Page		
Authorize	<authorize>	Size	Doc Name	Ver.
Standardize	<standardize>	A3	ET-SOMIMX6	V0.0
		Date	Friday, March 08, 2019	Sheet 1 of 16



Design	<design>			
Review	<review>	Title 02 System Block		
Authorize	<authorize>	Size A3	Doc Name ET-SOMIMX6	Ver. V0.0
Standardize	<standardize>	Date Friday, March 08, 2019	Sheet 2 of 16	



Design	<design>			
Review	<review>	Title 03 Power System Block		
Authorize	<authorize>	Size	Doc Name	Ver.
Standardize	<standardize>	A3	ET-SOMIMX6	V0.0
		Date	Friday, March 08, 2019	Sheet 3 of 16


VCOREDIG(Digital Core supply) is a 1.5V output voltage, when PF0100 into the Off mode, Only VCOREDIG and VSNVS are powered in the mode of operation

VCOREREF: Main band gap reference. All regulators use the main bandgap as the reference. The main bandgap is bypassed with a capacitor at VCOREREF

The PF0100 can be configured to start-up from either the internal OTP configuration, or with a hard-coded configuration built in to the device. The internal hard-coded configuration is enabled by connecting the VDDOTP pin to VCOREDIG through a 100 kohm resistor. The OTP configuration is enabled by connecting VDDOTP to GND.



VCORE: Output. Analog Core supply

VDDOTP Programming Mode External Power - Remove pull-up resistor, and connect test point to 8 volts to program PMIC fuses, bypassed with 10 to 20pF of capacitance, install series resistor after programming the efuse.



	VSNVS	SW1AB	SW1C	SW2	SW3A	SW3B	SW4	SWBST	VREFDDR	VGEN1	VGEN2	VGEN3	VGEN4	VGEN5	VGEN6
Maximum Load Current	0.4mA	2500mA	2000mA	2500mA	1250mA	1000mA	600mA	10mA	100mA	250mA	100mA	350mA	100mA	200mA	
Default	3.0V	1.375V	1.375V	3.0V	1.5V	1.5V	1.8V	-	0.75V	-	1.5V	-	1.8V	2.5V	2.8V
F0 OTP	3.0V	1.375V	1.375V	3.3V	1.5V	3.15V	5V	-	1.5V	1.5V	2.5V	1.8V	2.8V	3.3V	


Parameter Description	Symbol	Min	Typ	Max ¹	Unit	Comment ²
Run mode: LDO enabled	VDD_ARM_IN VDD_ARM23_IN ³	1.35 ⁴	—	1.5	V	LDO Output Set Point (VDD_ARM_CAP ⁵) of 1.225 V minimum for operation up to 852 MHz or 996 MHz (depending on the device speed grade).
		1.275 ⁴	—	1.5	V	LDO Output Set Point (VDD_ARM_CAP ⁵) of 1.150 V minimum for operation up to 792 MHz.
		1.05 ⁴	—	1.5	V	LDO Output Set Point (VDD_ARM_CAP ⁵) of 0.925 V minimum for operation up to 396 MHz.
VDD_SOC_IN ⁶	VDD_SOC_IN ⁶	1.350 ⁴	—	1.5	V	264 MHz < VPU ≤ 352 MHz; VDDSOC and VDDPU LDO outputs (VDD_SOC_CAP and VDD_PU_CAP) require 1.225 V minimum.
		1.275 ^{4,7}	—	1.5	V	VPU ≤ 264 MHz; VDDSOC and VDDPU LDO outputs (VDD_SOC_CAP and VDD_PU_CAP) require 1.15 V minimum.








Design	<design>			
Review	<review>			
Authorize	<authorize>	Title 04 PMIC1		
Standardize	<standardize>	Size	Doc Name	Ver.
		A3	ET-SOMIMX6	V0.0
		Date	Sunday, July 21, 2019	Sheet 4 of 16

PMIC

With low-inductive paths between VIN the voltage sources, either 0.22 uF or 0.47 uF may be used.




NVCC_RGMII is supply by AR8035, but set VGEN1 to output 1.8V for debug
 NVCC_PLL_OUT is not a power supply for iMX6, but set VGEN2 to output 1.2V for debug
 VGEN3_2V5 output 2.5V for sata debug
 VGEN4 output 2.5V for I2C switch power supply
 VGEN5_3V3 output 3.3V for NVCC_SD2
 VSNVS is supplied by either the main input supply or the coin cell




Design	<design>	Title 05 PMIC2	
Review	<review>		
Authorize	<authorize>	Size A3	Doc Name ET-SOMIMX6
Standardize	<standardize>	Date Thursday, March 21, 2019	Ver. V0.0
		Sheet 5	of 16

U1E
MCIMX6OZCVT08AC


i.MX6Q - POWER




iMX6S	
iMX6DL	
iMX6D	
iMX6Q	




Design	<design>	Title 06 CPU Power	
Review	<review>		
Authorize	<authorize>	Size A3	Doc Name ET-SOMIMX6
Standardize	<standardize>	Date Monday, March 11, 2019	Ver. V0.0
		Sheet 6 of 16	




Layout: High speed data lines : 50 ohms
Put the 330ohm resistors in this page near imx6Q







Design	<design>	Title 08 IMX6Q_SOC_B		
Review	<review>			
Authorize	<authorize>	Size	Doc Name	Ver.
Standardize	<standardize>	A3	ET-SOMIMX6	V0.0
		Date	Friday, March 08, 2019	Sheet 8 of 16








Clock terminators
Place at each DDR pair



Design	<design>	Title 09 IMX6Q_SOC_C		
Review	<review>			
Authorize	<authorize>	Size A3	Doc Name ET-SOMIMX6	Ver. V0.0
Standardize	<standardize>	Date Friday, March 08, 2019	Sheet 9 of 16	




Design	<design>	Title 10 DDR3		
Review	<review>			
Authorize	<authorize>	Size A3	Doc Name ET-SOMIMX6	Ver. V0.0
Standardize	<standardize>	Date Friday, March 08, 2019	Sheet 10 of 16	



- NC122 D14
- NC121 B13
- NC120 B2
- NC119 A11
- NC118 A9
- NC117 A6
- NC116 A4
- NC115 H14
- NC114 H13
- NC113 H12
- NC112 H11
- NC111 H10
- NC110 H8
- NC109 H8
- NC108 H2
- NC107 H1
- NC106 H1
- NC105 J1
- NC104 J8
- NC103 J9
- NC102 J10
- NC101 J11
- NC100 J12
- NC99 J13
- NC98 J14
- NC97 K1
- NC96 K3
- NC95 K7
- NC94 K8
- NC93 K9
- NC92 K10
- NC91 K11
- NC90 K12
- NC89 K13
- NC88 K14
- NC87 L4
- NC86 L3
- NC85 L2
- NC84 L1
- NC83 L12
- NC82 L13
- NC81 L14
- NC80 M1
- NC79 M2
- NC78 M5
- NC77 M12
- NC76 M13
- NC75 M14
- NC74 N3
- NC73 N2
- NC72 N1
- NC71 N12
- NC70 N13
- NC69 N14
- NC68 P2
- NC67 P1
- NC66 P12
- NC65 P13
- NC64 P14
- NC63 R3
- NC62 R2
- NC61 R1
- NC60 R14
- NC59 R13
- NC58 R12
- NC57 T3
- NC56 T2
- NC55 T1
- NC54


Design	<design>	Title 11 eMMC	
Review	<review>	Size A3	Doc Name ET-SOMIMX6
Authorize	<authorize>	Date Friday, March 08, 2019	Ver. V0.0
Standardize	<standardize>	Sheet 11 of 16	



CPU Boot Select Table

BT_CFG1_7	BT_CFG1_6	BT_CFG1_5	BT_CFG1_4	BT_CFG2_6	BT_CFG2_5	BT_CFG2_4	BT_CFG2_3
011X = MMC / eMMC Boot				X0 = 1 - bit X1 = 4 - bit 10 = 8 - bit		00 = SD1 Boot 01 = SD2 Boot 11 = SD4 Boot	
010X = SD / eSD Boot				X0 = 1 - bit X1 = 4 - bit		00 = SD1 Boot 01 = SD2 Boot 11 = SD4 Boot	
0011 = SPI Boot				X	X	X	0

Boot







BOOT_MODE[1:0]	Boot Type
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot
11	Reserved

Carrier Boot Select:
 011 Carrier SPI
 101 Carrier SD
 110 Module eMMC

1 means float on carrier

Design	<design>			
Review	<review>	Title 12 BOOT SELECT		
Authorize	<authorize>	Size A3	Doc Name ET-SOMIMX6	Ver. V0.0
Standardize	<standardize>	Date Sunday, July 21, 2019	Sheet 12 of 16	

Net



3.6 Power Pin Consumption

Table 3-12. Power Pin Characteristic

Symbol	Voltage Range	Current	fault ternal ik Pull-/Pull-down
AVDDL	1.1V ±5%	50.8 mA	0
DVDDL	1.1V ±5%	113.7 mA	0
AVDD33	3.3V ±5%	63.8 mA	0
VDDIO_REG	Connect VDDH_REG 2.5V	20.9 mA	0

NOTE: Data for components selection and layout guide

Symbol	Value	Component
AVDDL	1100	RCMIL_PLOFF,INT;
DVDDL	1110	RCMIL_PLLON,INT;
Others		Reserved

NOTE: Some MAC devices input pins may drive high/low during power-up or reset. So PHY power on strapping status may be affected by the MAC side. In this case an external 10K pull-down or pull-high resistor is needed to ensure a stable expected status.

NOTE: When using 2.5V RGMII I/O voltage level, RX_CLK can be pull-up or pull-down.

PHY address: 100


RGMII_RXD0
RGMII_RXD1
RGMII_LED_ACT1

mode[0..3]:
1110:RGMII_PLLON,INT;defalut
1100:RGMII_PLOFF, INT;




RGMII_RX_DV
RGMII_RXD2
RGMII_LED_1000
RGMII_RXD3

RX_CLK:
0:1.5V I/O;
1:1.8V I/O;
2.5V I/O: PULL UP/DOWN defalut


RGMII_RX_CLK



Design	<design>	Title 13 GBE	
Review	<review>		
Authorize	<authorize>	Size A3	Doc Name ET-SOMIMX6
Standardize	<standardize>	Date Friday, March 08, 2019	Ver. V0.0
		Sheet 13 of 16	



Design	<design>		
Review	<review>	Title 14 EEPROM & JTAG	
Authorize	<authorize>	Size A3	Doc Name ET-SOMIMX6
Standardize	<standardize>	Date Monday, March 11, 2019	Ver. V0.0
		Sheet 14	of 16



Design	<design>	Title 15 SMARC Connector		Ver. V0.0
Review	<review>	Size A3		Doc Name ET-SOMIMX6
Authorize	<authorize>	Date Friday, March 08, 2019		Sheet 15 of 16
Standardize	<standardize>	Date Friday, March 08, 2019		Sheet 15 of 16

Schematic History

REV	Description	DATE	BY
V00	Initial production Release.		

Design	<design>			
Review	<review>	Title 16 Design History		
Authorize	<authorize>	Size	Doc Name	Ver.
Standardize	<standardize>	A3	ET-SOMIMX6	V0.0
		Date	Friday, March 08, 2019	Sheet 16 of 16